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Abstract: The popular slogan ”write once, run anywhere” effectively renders the expressive
capabilities of the Java programming framework for developing, deploying, and reusing target-
independent applets. Its generality and simplicity has driven most attention of the compiler tech-
nology community to developing just-in-time and runtime compilation techniques, local and com-
positional optimization algorithms. When it comes to real-time Java and to the implementation
of embedded software, this approach is however far from satisfactory, especially in hard real-time
system design (e.g. airborne systems) where conformance to real-time specifications is critical.
We show that synchronous design tools, and particularly the design workbench Polychrony,
allow for a complete modeling of embedded software written in a high-level and general purpose
programming language such as Java. The synchronous approach provides a formal engineering
model and methodology, using global transformation and optimization techniques, that allow for a
Java program written once to be mapped on any distributed target architecture.
We present a technique to import a resource constrained, multi-threaded, Rt Java program,
together with its runtime system Api, into Polychrony. We put this modeling technique to
work by considering a formal, refinement-based, design methodology that allows for a correct by
construction remapping of the initial threading architecture of a given Java program on either a
single-threaded target or a distributed architecture. This technique allows to generate stand-alone
(Jvm-less) executables and to remap threads onto a given distributed architecture or a prescribed
target real-time operating system. As a result, it allows for a complete separation between the
virtual threading architecture of the functional-level system design (in Java) and its actual, real-
time and resource constrained implementation.
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Mise en œuvre polychrone d’applications embarqe´es avec JAVA
temps-re´el
Re´sume´ : L’inge´nierie d’applications embarque´es en avionique passe par plusieurs e´tapes
de conception allant du prototypage sur station de travail, a` la re´alisation de simulateurs puis
le de´ploiement de composants logiciels sur des architectures embarque´es. La plate-forme Poly-
chrony permet d’aider la conception d’application dans ce flot de conception en permettant
la capture en amont de mode´lisation de haut niveau (par exemple en Java temps re´el) et leur
spe´cialisation, c’est-a`-dire la production, correcte par construction, d’exe´cutifs temps re´el, en util-
isant les techniques formelles mises en œuvre dans la plate-forme Polychrony.
Mots-cle´ : modele de calcul polychrone, conception de systemes embarque´s, JAVA temps-re´el
1 Introduction
The well-known slogan ”write once, run anywhere” effectively renders the expressive capabilities
of the Java programming framework for developing, deploying, and reusing target-independent
applets. Its generality and simplicity has driven most attention of the compiler technology com-
munity to developing just-in-time and runtime compilation techniques, local and compositional
optimization algorithms. When it comes to real-time Java (Rt Java) and to the implementation
of embedded software, this approach is however far from satisfactory, especially in hard real-time
system design (e.g. airborne systems) where conformance to real-time specifications is critical.
We show that synchronous design tools, and particularly the design workbench Polychrony1,
allow for a complete modeling of embedded software written in a high-level and general purpose
programming language such as Java. The synchronous approach provides a formal engineering
model and methodology, using global transformation and optimization techniques, that allow for a
Java program written once to be mapped on any distributed target architecture.
We present a technique to import a resource constrained, multi-threaded, Rt Java program,
together with its runtime system Api, into Polychrony. We put this modeling technique to
work by considering a formal, refinement-based, design methodology that allows for a correct by
construction remapping of the initial threading architecture of a given Java program on either a
single-threaded target or a distributed architecture. This technique allows to generate stand-alone
(Jvm-less) executables and to remap threads onto a given distributed architecture or a prescribed
target real-time operating system. As a result, it allows for a complete separation between the
virtual threading architecture of the functional-level system design (in Java) and its actual, real-
time and resource constrained implementation.
We illustrate this technique by considering a simple yet representative case study: an even-
parity checker (Epc). We show how correctness by construction is enforced from the description of
its functional architecture (in Rt Java) to its mapping onto a given target architecture. This case
study demonstrates the ability of the Polychrony workbench to automatically perform otherwise
difficult engineering tasks such as thread remapping and target-specific deployment, starting from
a given, high-level, Rt Java design.
Overview In section 2 we present the considered functional profile of Rt Java. After a brief
introduction to our modeling platform Polychrony in section 3, section 4 describes the architec-
ture of our modeling tool. In section 5 we finally describe how to take advantage of the formal
techniques of Polychrony in order to address critical issues in hard real-time system design.
2 A hard Rt Java profile
The Rt Java profile (i.e. the Api of the Jvm extension) considered in the present article has
been implemented in the context of the Expresso project2 and inspired by the Ravenscar-Java
”high-integrity profile” (Hip) for Rt Java [12] (there are other specifications for Rt Java such
as [4]). It consists of a subset of the Rt Java specification aimed at meeting non-functional
1http://www.irisa.fr/espresso/Polychrony
2http://www.irisa.fr/rntl-expresso
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requirements of airborne systems. Table 1 details the most significant features of this profile (some
contructs like memory management are not considered in this article). The Expresso packages
provide extensions to thread management classes allowing for the simulation of real-time threads
and event handlers. The class AsyncEvent and its sub-classes define data-structures to encapsulate
hardware interrupts and events to be recycled within the real-time Jvm by appropriate handlers
(class AsyncEventHandler and sub-classes) according to the pace of the real-time kernel. Processing
in nominal mode within a real-time application is performed using real-time and periodic threads
(classes RealTimeThread and PeriodicThread). These allow to schedule the execution of a sequential
piece of code according to real-time constraints (period, deadline, duration, priority) and can be
set using shared data-structures defined in the SchedulingParameters class.
Table 1: Excerpt of the Expresso package class hierarchy
. . . /. . .
class SchedulingParameters
class AsyncEvent
class SporadicEvent
class SporadicInterrupt
class AsyncEventHandler
(implements Schedulable)
class BoundAsyncEventHandler
class RealtimeThread
(implements Schedulable)
class Initializer
class NoHeapRealtimeThread
(implements Schedulable)
class PeriodicThread
class MonitorControl
. . . /. . .
Airborne software requirements The Hip profile for Rt Java further describes programming
guidelines for the use of this profile to meet structural and functional requirements imposed by
certification authorities. The syntactic simplicity of these requirements make them at the same
time easy to translate into programming guidelines by users, easy to implement as syntactic checks
with the help of a modeling tool, and easy to analyze using rate-monotonic analysis techniques.
• A program consists of a fixed number of threads.
• Thread and memory allocation is performed during service startup.
• No dynamic memory management during operational service.
• Threads have access to the scope of the program.
• Threads are either periodic or sporadic.
• Threads use synchronization to avoid priority inversion.
In the present study towards modeling Rt Java within the synchronous multi-clocked design work-
bench Polychrony, we center our focus on this very subset of Java and demonstrate that its
functionalities fit within our model of computation.
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3 Polychrony for embedded system design
The Polychrony workbench implements a multi-clocked synchronous model of computation (the
polychronous MoC [9]) to model control-intensive embedded software using the Signal language
and to support a formal, refinement-based, design methodology [13] with companion decision pro-
cedures to validate key design steps using precise formal design properties (e.g. controllability of a
component by its environment or invariance of a design refinement under flow-equivalence) and/or
automatic design transformations and refinement algorithms (control hierarchization, protocol syn-
thesis).
3.1 An introduction to Signal
Signal belongs to the family of synchronous languages such as Esterel and Lustre. A Signal
process P consists of simultaneous equations over signals. A signal x ∈ X describes an infinite flow
of values v ∈ V. We write x for a sequence or tuple (x1, . . . , xn) of signals. An equation x := fy
denotes a relation between a sequence of input signals y and a sequence of output signals x by a
function or combinator f . Signal requires three primitive operators: the equation x := y$1 init v
initially defines x by v and then by the previous value of y in time, the equation x := y when z
defines x by y when z is true and the equation x := y default z defines x by y when y is present
and by z otherwise. The synchronous composition P | Q of two processes P and Q consists of the
simultaneous solution of the system of equations P and Q.
P ::= x := f y | (P | Q) | P where x
A first example. As an illustration we consider the definition of a simple counting process Count
, below (Figure 1). It accepts an input tick signal and delivers the integer output signal count. A
local variable old, initialized to 0, stores the previous value of count (equation old:=pre 0 count).
When the event reset occurs, count is reset to 0 (i.e. 0 when reset). Otherwise, count is incremented
(i.e. (old + 1)).
synchro tick count
count:=0 when reset default old + 1
old:=pre 0 count
reset:=true when old = 2
time t1 t2 t3 t4 t5 t6
tick • • • • • •
count 1 2 0 1 2 0
old 0 1 2 0 1 2
reset • •
Figure 1: A resettable counter and its trace of execution
Clocks and causality relations. In Signal, sequential code generation (to, e.g., ANSI C,
JAVA, VHDL) is a design stage performed on a given model (e.g. the modulo 3 counter, figure 2)
subsequently to an analysis of synchronization relations (e.g. signals tick and count are synchronous,
written tick=ˆcount, figure 2) and scheduling relations (e.g. count cannot happen before reset at the
clock tick, written reset →tick count, figure 2) are inferred. This relational information is used to
construct a global and canonical control flow graph (described next). This transformation allows, for
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instance, to synthesize a single automaton from the model of multiple threads. Conversely, it allow to
synthesize synchronization protocols to correctly map these threads on a distributed architecture.
tick
↓
synchro tick count
count:= 0 when reset
default old + 1
old:=pre 0 count
reset:=true when old = 2
↓
count
tick =ˆ count
reset →tick count
old →tick count
old =ˆ count
old →tick reset
integer old = 0;
FOREVER{
if tick then {
reset = (old == 2);
if reset then count = 0
else count = old + 1;
old = count }}
Figure 2: From synchronous multi-clocked equations to sequential C code
The hierarchization of the control flow graph (Figure 3, from [3]) is the key transformation performed
by Polychrony on a given Signal specification. Given an inferred clock relation (e.g. h3 = h1op h2,
figure 3), it allows to optimally place clocks (e.g. h3, figure 3) in the control-flow tree by determining
their least upper bound (e.g. h, s.t. h > h1 and h > h2, figure 3). Each clock (e.g. that of the signal
reset, figure 2) is the trigger of a set of actions that are scheduled in sequence by respecting the inferred
scheduling relations (e.g. reset →tick count, figure 2).
Figure 3: Hierarchization of a control-flow graph for scheduler generation.
3.2 An introduction to the Apex-Arinc Rtos model of Polychrony
The Apex3 interface, defined in the avionics standard Arinc [2], provides avionics application software
with basic services needed to access operating system resources. Its definition relies on the Integrated
Modular Avionics approach (Ima [1]). A main feature in an Ima architecture is that several avionics
applications (possibly with different levels of criticality) can be hosted on a single, shared computer
system. Of course, an essential issue is to ensure safe allocation of shared computer resources in
order to prevent fault propagation from one hosted application to another. This is addressed through
3Apex (Application Executive) is a real-time operating system standard Api for avionics applications
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functional partitioning of the applications w.r.t. available time and memory resources. The allocation
unit that results from this decomposition is the partition (see Figure 13 in the Epc example).
A partition is composed of processes which represent the executive units (an Arinc partition/process
is akin to a Unix process/task). When a partition is activated, its owned processes run concurrently
to perform the functions associated with the partition. The process scheduling policy is priority pre-
emptive. Each partition is allocated to a processor for a fixed time window within a major time frame
maintained by the operating system. Suitable mechanisms and devices are needed for communication
and synchronization between processes (e.g. buffer, event, semaphore) and partitions (e.g. ports and
channels). The Apex includes services for the management of communication and synchronization,
and services for the management of processes and partitions of processes. Apex has been modeled
in Polychrony [6]. The commercial implementation of this model (Rt-builder, by Tni-Valiosys,
http://www.tni-valiosys.com) is used at Hispano-Suiza and Airbus Industries.
PRIORITY_Queues
FIFO_Queues
Types_and_Constants
APEX_Time_Management
APEX_Queuing_Port
APEX_Sampling_Port
APEX_Event,
APEX_Semaphore
APEX_Buffer,
APEX_Blackboard,
APEX_process_Management
APEX_IntraCommunications_Manager
APEX_InterCommunications_Manager
A B A uses B
APEX_process_Descriptor
Figure 4: Structure of the APEX-ARINC services library
4 A hard Rt Java plugin for Polychrony
We use the Apex services implementation of Polychrony to model the runtime sub-system of Rt
Java and implement hard Rt Java applications on top of it. Starting from a given, multi-threaded,
Rt Java design, Polychrony allows to remap the functional thread architecture and to retarget the
design onto a different target architecture or for a different real-time operating system. For instance,
it can simply be used to generate stand-alone (hence Jvm-less) executables. As a result, it allows for
a complete separation between the virtual threading architecture of the functional-level system design
and its actual, real-time implementation.
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4.1 Modeling the Rt Java virtual machine using Polychrony.
Modeling a Rt Java application in Polychrony requires to distinguish between the architecture of
the application and its periodic threads and event handlers. The architecture (i.e. shared data-structures
and thread parameters) can be obtained by scanning the main (initialization) class of the Java program
as well as the init methods of thread classes.
real-time JAVA runtime API
JAVA program
Main JAVA class (architecture)
periodic thread event handler
APEX services (SIGNAL classes)
ARINC partition
instances of APEX services
SIGNAL model SIGNAL model
-
-
model
translate
Figure 5: Architecture of the Rt Java modeling tool
The periodic threads and event handlers are described in the run methods of the thread classes.
The init methods make use of operating system support (the Rt Java Api) that is modeled using the
Apex services library of Polychrony. The architecture of the entire framework is formed by the Apex
services of Polychrony that model the Rt Java Api and correspond to the virtual machine. The
structure of the actual Java program, that describes the functional threading and memory architecture,
is translated to instances of Apex services and Arinc partitions. Java threads and event handlers are
translated into Signal processes.
import javax.realtime.*;
class parity {
public static int inport, outport, data, ocount;
public static boolean start, done, istart, idone;
public static void main (String argv[]) {
IO Io = new IO ();
even Even = new even ();
ones Ones = new ones ();
Io.start();
Even.start();
Ones.start(); }}
Active_partition_ID
initialize
Throwable_5_1
end_processing1
SemaMonitor_lock
var_istart
var_ocount
var_data
var_idone
ONES{priority_value}
Throwable_6_2
Throwable_10_2
end_processing2
SemaMonitor_lock
var_istart
var_idone
var_data
var_occount
var_start
var_inport
var_outport
var_done
EVEN{priority_value}
Throwable_3_3
Throwable_7_3
end_processing3
SemaMonitor_lock
var_reset
var_start
var_inport
var_done
var_outport
IO{priority_value}
var_inport
var_start
var_reset
var_data
var_done
var_istart
var_idone
var_ocount
var_outport
SemaMonitor_lock
SHARED_RESOURCES{}
Active_process_ID
timedout
PARTITION_LEVEL_OS{1}
Figure 6: Instantiation of APEX services from the main class of an even-parity checker
An intermediate format To allow for the translation of a Rt Java program into Polychrony
starting from either its source code or its bytecode, we use the tool Soot4 as Java compilation front-end
4http://www.sable.mcgill.ca/soot
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to pre-process classes and obtain an optimized Jimple intermediate representation. Jimple is a very
handy format to process Java classes. It consists of explicitly typed, stack-less, 3-address statements
(grammars stm and rtn) that manipulate either immediates or references (grammars i and v). In the
Jimple grammar (Figure 7), a local variable is noted l, a constant c, a type t, a program label L, and
class field name x. The run sequence of a thread consists of a sequence of blocks blk that consist of a
label L, a sequence of operations stm and a return statement rtn. A declaration (grammar dec) may
not occur in the run method of a thread or in an event handler as it might dynamically allocate memory.
Hence, all declarations are assumed to be present in the main initialization class of the program, or in
the init method of thread classes (executed once at system start).
(immediate) i ::= l | c (register or constant)
(operator) ? ::= + | − | . . . (native plus, minus, etc)
(variable) v ::= i[i] | i.[x] |x | l (array , class field or local)
(reference) r ::= caughtexception (current exception)
| parameter c (method parameter)
| this (self)
(declaration) dec ::= v = i instanceof t (instantiation)
| v = new t[i] (memory allocation)
| t x (type declaration)
(program) run ::= blk | run; run (sequence of blocks)
(block) blk ::= L : stm∗;L : rtn (sequence of stms)
(statement) stm ::= v = i ? i (native operation)
| v = invoke i (i∗) (method invocation)
| l := [v |@r] (local variable)
| exitmonitor i (locks)
| if i then L (test)
rtn ::= goto L (goto)
| entermonitor i (locks)
| return (return)
| throw i (throw exception)
| catch t from L toL using L (catch exception)
Figure 7: A grammar of Jimple (statements)
The Soot toolbox provides an appropriate front-end to resolve high-level object-oriented features
and perform specific optimizations, allowing us to focus on the translation of the Jimple imperative
notation into the multi-clocked data-flow design language Signal, presented next. Jimple produces
explicitly typed and initialized declarations as well as explicit locks in the presence of exceptions (monitors
are released before exceptions are raised).
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4.2 Modeling Rt Java threads using Polychrony
The the model of a Java class in the Jimple intermediate format is defined by the translation functions
[[run ]]E = 〈p〉 and [[stm ]]
C
L,E = 〈p〉 which take every statement stm of the run method run of periodic
threads as input, along with the activation clock of the target Signal process, denoted by C. The run
method is given an environment E = (M,C,G) references the label L of the current block blk being
handled and associates:
• References r to methods and class names v (i.e. M(r) = v);
• Block labels L to activation clocks c (i.e. C(L) = c);
• a control-flow graph G where main(G) gives the main entry label of the run method of the thread
and pred∗(G)(L) the set of all predecessors of label L in the graph.
• Exceptions i raised at a label L are associated to the corresponding exception flow in G and we
denote by G(t, L) = (L1, L2, L3) the corresponding entry label L1 of the handler, the label L2 of
its return statement and the label L3 of the continuation.
A real-time periodic thread (or event handler) is viewed as a sequence of critical sections that receive
control from the partition-level scheduler via a clock tick, which triggers the execution of the thread,
and a variable state, which directs control to the very block to execute in the thread. The type of the
state variable is the enumeration of the block label names L, which are referenced to as #L in Signal.
A section or block blk consists of a sequence of elementary statements stm delimited by a label L
and a return statement rtn. A section label defines the entry point for a given transition: it is the
symbolic value of the global state variable state. A block label L is denoted by an event cL = C(L):
it is present iff the corresponding block is active during the current transition. Every statement of the
block (computation stm or control rtn) is conditioned by that clock.
[[blk ; run ]]E=〈p |q〉where [[blk ]]E = 〈p〉 and [[run]]E = 〈q〉
[[L : stm1...n;L
′ : rtn ]]( ,C)=〈c ::= when state$1 = #L |c
′ ::= when cn |p1 | . . . |pn |p〉
where for 0 < i ≤ n, [[stm i]]
ci−i
(L,E) = 〈pi〉
ci
c fresh, c0 = c and c
′ = C(L′)
[[rtn ]]cn(L,E) = 〈p〉
Figure 8: Translation of periodic thread from Jimple to Signal (blocks)
A statement stm takes three forms:
• The definition l := r of a local variable l. The use of local variables in Jimple code facilitates
data-flow analysis. In the case of a location, it guarantees that the reference r is read and written
once within a given block or section. The reference is translated to the previous value of the
corresponding signal and the local variable is translated by a local (volatile) signal. In the case of
a method, the reference is associated to the local l in the environment E of the translator.
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• The call to an external method v = invoke i (i∗), that means a method whose byte-code is not
available to Soot. All methods from available classes are inlined in the Jimple code of the
thread, in order to globally optimize its control flow.
• A native operation v = i ? i on immediate values i and j is directly translatable by the corre-
sponding equation scheduled at the context clock C.
[[v = i ? j]]c(L,E)=〈v ::= (i ? j)when c〉
c
[[l := @r]]c(L,E)=〈l ::= r when c〉
c
[[l := v]]c(L,(M, ))=if l 6∈ dom(M) then 〈l ::= v$1when c〉
c
else 〈〉c (iff M(l) = v)
[[v = invoke i (i∗)]]c(L,(M, ))=〈v ::= M(i)((i
∗)when c)〉c
[[if i thenL]]c(L′,( ,C,G))=if (L 6∈ pred
∗(G)(L′)) then 〈c′ ::= when c1〉
c2 else 〈state ::= #Lwhen c1〉
c2
where c′ = C(L) and c1 = when iwhen c and c2 = when not iwhen c
[[exitmonitor i]]c(L,(M, ))=〈notify{S,R(i)}(when c)〉
c
Figure 9: Translation of periodic thread from Jimple to Signal (statements)
Lock monitoring is modeled by inlined Signal processes (e.g. entermonitor and exitmonitor).
Control, via goto or if, consists in the activation of the clock that corresponds to the target block label.
In the particular case of the return statement, translation is performed by installing the corresponding
pattern of the Apex protocol at partition level (see Figure 13). Variables v and references r are
translated as is (i.[x] as i.x (a datum) or i.x (a method), parameter c stays as is, this is removed, etc.).
[[L : entermonitor i]]c( ,(M, ))=〈c
′ := wait{R(i)}(when c) |(state ::= #Lwhen c′′〉c
′
where c′ fresh and c′′ = false when c′default truewhen c
[[L : goto L′]]c(L′′,( ,C,G))=if (L
′ 6∈ pred∗(G)(L′′)) then 〈c′ ::= when c〉 else 〈state ::= #Lwhen c〉
where c′ = C(L′)
[[L : throw i]]c(L,( ,C,G))=〈c1 := when c |c3 ::= when c2〉
whereG(i, L) = (L1, L2, L2) and (c1, c2, c3) = (C(L1), C(L2), C(L3))
[[L : return]]c(L′,( ,G))=〈state ::= main(G)when c〉
Figure 10: Translation of periodic thread from Jimple to Signal (control)
The encoding of the wait and notify methods in Signal is defined as follows.
process notify={boolean lock} ( ? event active ! )
(| lock ::= false when (pre false lock) when active |);
process wait ={boolean lock} ( ? event active ! event acquired)
(| free := not (pre false lock) | acquired := when active when free |) / free;
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The handling of exceptions does not depart from this scheme: an exceptional control-flow branch is
produced by Soot to handle a throw in a way similar as a goto, by associating the corresponding catch
to a label.
JAVA SOOT SIGNAL
try {
A;
throw E;
B;
} catch E with C;
D;
L1: A; L4: throw E;
L2: B; L5: goto L7
L3: C; L6: goto L7
L7: D;
catch E from L1 using L3
L1: A | CL3 ::= when CL4
L2: B | CL7 ::= when CL5
L3: C | CL7 ::= CL6
L7: D;
Figure 11: Handling of exceptions in Signal (CL3 its handler entry clock and CL5 its exit clock)
4.3 A case study
To illustrate our modeling principles and outline its application to the implementation of a formal
refinement-based design methodology, we study the refinement of the functional architecture of an
even-parity checker (Epc) towards its distributed implementation. This case study - even if it is small
compared to what could be handled by the tool - demonstrates the capability of the Polychrony
workbench to automatically perform otherwise challenging engineering tasks such as thread remapping,
generation of stand-alone executables, or target-specific deployment, starting from a given, high-level,
Rt Java design.
ones even IO
ﬀ
-
ﬀ
-
data
ocount
inport
outport
istart
ﬀ
idone
-
start
ﬀ
done
-
Figure 12: Model of an even-parity checker in Polychrony
The Epc consists of three functional units shown in Figure 12: an IO interface process, a master
even parity check process, and a slave ones bit-counting process. The IO process will give a start signal
to the even process and will then wait for the signal done to read the result. On start, even will read
the input data, pass it to the process ones and notify it with the istart signal. Ones counts the number
of bits of the input data that are true and notifies even about the completion. Even finally checks if the
result is an even number and notifies IO.
Example (thread ones). Having grasped the structure of the whole system and the architecture
(Figure 13) of our case study, we have a closer look at the translation of one specific thread, the ones
thread. The concurrency model of Rt Java starts at a design level where implicit architecture choices
are already made: the system consists of a set of threads that interact via shared variables and locks.
The thread ones (Figure 14, left) determines the parity of an input data. Upon receipt of the start
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Active_partition_ID
initialize
Throwable_5_1
end_processing1
SemaMonitor_lock
var_istart
var_ocount
var_data
var_idone
ONES{priority_value}
Throwable_6_2
Throwable_10_2
end_processing2
SemaMonitor_lock
var_istart
var_idone
var_data
var_occount
var_start
var_inport
var_outport
var_done
EVEN{priority_value}
Throwable_3_3
Throwable_7_3
end_processing3
SemaMonitor_lock
var_reset
var_start
var_inport
var_done
var_outport
IO{priority_value}
var_inport
var_start
var_reset
var_data
var_done
var_istart
var_idone
var_ocount
var_outport
SemaMonitor_lock
SHARED_RESOURCES{}
Active_process_ID
timedout
PARTITION_LEVEL_OS{1}
Figure 13: Architecture of the Arinc partition for the Epc.
notification, ones shifts data until it becomes 0 and the internal count is assigned to the output ocount
and done notified. The thread even notifies ones to start processing data and waits until done is notified
to read the final ocount and checks whether it is an even number.
class ones extends PeriodicThread {
...
public void run () {
int idata = 0, ocount = 0;
synchronized (parity.lock) {
idata = parity.data;
ocount = 0;
while (idata != 0) {
ocount = ocount + (idata & 1);
idata = idata >> 1;
}
parity.count = ocount;
parity.idone = true;
parity.istart = false;
}
}}
⇒
process ones = (? integer data ! integer ocount)
(| (| c0 := when ((pre #S0 state) = #S0)
| c := wait{lock}(c0)
| idata ::= (pre 0 data) when c
| ocount::= 0 when c
| state ::= #S1 when c default #S0 when c0
|) where event c, c0; end
| (| c1 := when ((pre #S0 state) = #S1)
| c := when not (pre 0 idata)=0 when c1
| ocount::= ((pre 0 ocount) + xand((pre 0 idata), 1)) when c
| idata ::= rshift (pre 0 idata) when c
| state ::= #S1 when c default #S2 when c1
|) where event c, c1; end
| (| c2 := when ((pre #S0 state) = #S2)
| count ::= (pre 0 ocount) when c2
| notify{lock}(c2)
| state ::= #S0 when c2
|) where event c2; end
|) where integer idata, ocount; enum (S0, S1, S2) state; end;
Figure 14: Translation of the ones threads in Polychrony
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The Signal model of thread ones (figure 14) consists of one critical section, delimited by a pair
of monitor statements. The process is activated when it obtains the lock on istart. Then, at its own
rate (now conditioned by the clock c1), it determines the result. When it is finished, it sends the
notification. Native operators, e.g. the unsigned operators >> and &, or separately compiled functions
can be imported into the model as external functions with a behavioral type specification (the spec
declaration).
function rshift= ( ? i1 ! i2 ) spec (| i1 ˆ= i2 | i1→i2 |)
pragmas JAVA CODE”i2 = i1>> 1” end pragmas;
function xand= ( ? i1, i2 ! i3 ) spec (| i1 ˆ= i2 ˆ= i3 | i1→i3 | i2→i3 |)
pragmas JAVA CODE”i3 = i1& i2” end pragmas;
Example (architecture of the Epc main). To illustrate how a Rt Java architecture description
(as specified in the main method of its top-level class) is analyzed and used to generate a Signal
instance of Apex services that models it, we consider the case of the Epc class parity (Figure 15). The
processing of the main method of the parity class starts with a linear analysis of its declarations and dec
statements which produces a tree structure where each node consists of a Signal data structure that
renders the category of each of the items initialized in this method (shared data-structure, periodic or
sporadic thread, event handler) together with its initialization parameters (size, real-time parameters,
trigger and handler). Once the main method is scanned, the translation of real-time threads and event
handlers starts, in order to determine the remaining architecture parameters from the init method of
each class and the number of critical sections from the run method of each class.
active_ID
timedout
Throwable_5_1
SemaMonitor_lock
var_istart
var_ocount
var_data
var_idone
end_processing1
active_block
CONTROL{current_process_ID}
control_info_1
control_info_2
control_info_3
Throwable_5_1
SemaMonitor_lock
var_istart
var_ocount
var_data
var_idone
COMPUTE{current_process_ID}
active_block
SemaMonitor_lock
var_istart
var_ocount
var_data
var_idone
(| trigger0 := when (active_block=0)
 | BLOCK_0(when trigger0)
 |)
control_info_1
(| trigger1 := when (active_block=1)
 | info_control1 := WAIT_SEMAPHORE{PID}((var SemaMonitor_lock) 
                                when trigger1,TIMEOUT_VALUE)
 |)
control_info_2
control_info_3
Throwable_5_1
(| trigger2 := when (active_block=2)
 | (info_control_2,info_control_3,Throwable_5_1) := BLOCK_2((var 
                                SemaMonitor_lock) when trigger2,
                                var_istart,var_ocount,var_data,
                                var_idone)
 |)
Figure 15: Control and computation nodes of the Arinc model for thread ones.
These data are used to instantiate the generic Apex service models of Polychrony (figure 15)
and finalize the model of the application architecture. This yields the structure depicted in Figure 15
for the ones thread: a control process is connected to the partition-level scheduler and a computation
process.
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5 Checking the correctness of system design refinements
In this section, we demonstrate the use of our modeling tool to check the refinement of the even-parity
checker (Epc) from its initial specification towards its distributed implementation. This is done by the
insertion of communication protocols and by the merge of secondary threads on a given architecture.
Our goal is to demonstrate how our polychronous design tools and methodologies allow us to consider
high-level system component descriptions and to refine them in a semantic-preserving manner into a
Gals implementations (globally asynchronous locally synchronous, aka. Kahn network).
Architecture design refinement. To model the physical distribution of the threads ones and even
and in order to allow them to communicate asynchronously via a channel structure, we install a double
handshake protocol between them. The installation of this channel incurs a desynchronization between
the two processes, hence a potential change of behavior. The model of the send and recv methods in
Signal is obtained from a message sequence specification (Figure 16, left). The ready and ack flags
stand for state variables declared in the lexical scope of send and recv in the module that defines the
protocol; eReady and eAck stand for events. Sender and receiver use a simplified wait/notify mechanism
similar to that of asynchronous event handlers. In [13], we show that the validation of a protocol insertion
such as the Epc model upgrade with a double-handshake protocol amounts to checking that the initial
and upgraded designs have equivalent flows, which is amenable to model checking by proving that both
design outputs always return the same sequence of values.
send recvsdata - ready
-
eReady
-
data
-
ack
ﬀ
eAck
ﬀ
¬ready
-
eReady
-
¬ack
ﬀ
eAck
ﬀ rdata-
ones even
enter
exit
ﬀ ﬀ
- -
ﬀ
-
ﬀ
-
data
ocount
istart
idone
⇓
ones even
channel
send
recv
enter
exit
ﬀ
-
ﬀ
-
ﬀ
-
ﬀ
-
data
ocount
istart
idone
Figure 16: Refinement of the Epc architecture with the double-handshake protocol
Remapping threads onto a target. The encoding of the even-parity checker demonstrates the
capability of Signal to provide multi-clocked models of Java components for verification and optimiza-
tion purposes. Polychrony allows for a better decoupling of the specification of the system under design
from early architecture mapping choices. For instance, the Signal compiler can be used to merge the
behaviors IO and even and combine their control-flow using the clock hierarchization algorithm.
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Then, checking the merge of the threads IO and even correct w. r. t. the initial specification
amounts to checking that it is deterministic. As demonstrated in [9], this is done by checking that the
clock of its output can be determined from that of its input data and from the master simulation tick
and that checking that the frequency of the output is lower than that of both inputs data and tick.
Table 2: Execution times of multi-threaded applications [ms]
Case study JCC TurboJ Polychrony
I 145 139 50
II 1428 1375 450
III 14312 13677 4540
In [5], experiments made in the context of the Rntl-Expresso project are reported, showing
that for several case-studies (multi-threaded Rt Java programs consisting of five to ten threads), the
speedup obtained by automatically remapping all threads into a stand-alone (Jvm-less) and serialized
executable was in average 300% compared to a commercial Java compiler implementing the Rt Java
specification (TurboJ) and to the standard Java compiler (JCC).
Note that the construction of a single automaton from multiple Java threads may not be always
possible: the corresponding Signal model may not necessarily exhibit a single control-flow tree after
hierarchization (figure 3). However, it may still be possible to repartition the model into a smaller set
of threads (at most equal to the initial one) having a hierarchizable control-flow tree.
Proving global design invariants. In addition to methodology-specific verification issues ad-
dressed in the present article, the model checker of Signal allows to prove more general properties
of specification requirements: reachability, attractivity, and invariance (see [10] for details). Example
applications are, for instance, to check that the refinement of a model with a finite Fifo buffer sat-
isfies requirements such as: ”one never reads an empty Fifo queue” or ”one never writes to a full
Fifo queue”. Such requirements have previously been studied in [7], in the context of the modeling
of Apex avionics application in Signal and the companion design methodologies. Another common
requirement is non-interference: e.g. a lock is never requested from two concurrently active threads. In
Signal, this problem reduces to a satisfaction problem. Suppose two requests lock ::=b1 when c1 and
lock ::=b2 when c2 to a lock. Checking non-interference amounts to proving that c1 ∧ c2 = 0 w. r. t.
clock constraints. These constraints are inferred by the Signal compiler for a specific hard real-time
implementation.
6 Related work and conclusions
The present work is based on previous results in the Polychrony project. It uses the polychronous
model of computation [9], the model of the Apex real-time operating system standard [6], and a formal
refinement-based design methodology [13]. Ptolemy [11] and Rosetta [8] are approaches that partly
aim at a similar goal. They examine system implementations using different computation models. The
synchronous model, which we consider, is only one of these, but it allows the treatment of more general,
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multi-clocked systems. We presented a new engineering technique allowing for the integrated modeling,
optimization, verification, and simulation of embedded systems in a functional subset of the Rt Java
specification, which is compliant with certifiable software engineering requirements in avionics. This
platform-based design using the multi-clocked synchronous framework Polychrony allows to perform
precise and aggressive optimizations and transformations, that would be hard, yet impossible to achieve
using common techniques.
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